

WHAT IS CLAIMED IS:

1 1. A fractional-type phase-locked loop circuit for synthesising an output
2 signal multiplying a frequency of a reference signal by a fractional conversion factor,
3 the circuit including means for generating a modulation value, means for generating
4 a feedback signal dividing the frequency of the output signal by a dividing ratio, the
5 dividing ratio being modulated according to the modulation value for providing the
6 conversion factor on the average, means for generating a control signal indicative of
7 a phase difference between the reference signal and the feedback signal, means for
8 controlling the frequency of the output signal according to the control signal, and
9 means for compensating a phase error caused by the modulation of the dividing
10 ratio, wherein

11 the means for compensating includes means for calculating an incremental value,
12 indicative of an incremental phase error, according to the conversion factor and the
13 modulation value, means for calculating a correction value accumulating the
14 incremental value, and means for conditioning the control signal according to the
15 correction value.

1 2. The circuit according to claim 1, wherein the means for generating the
2 modulation value includes a sigma-delta modulator having an order at least equal to
3 two.

1 3. The circuit according to claim 1, wherein the means for generating the
2 modulation value includes a multi-bit modulator.

1 4. The circuit according to claim 1, wherein the means for generating the
2 modulation value is responsive to an adjusting value consisting of an integer varying
3 from zero to a pre-defined modulus, the means for calculating the incremental value
4 including means for calculating a first value multiplying the modulation value by the
5 pre-defined modulus and means for calculating a second value subtracting the first
6 value from the adjusting value, and wherein the means for calculating the correction
7 value includes means for accumulating the second value and means for scaling the
8 accumulated second value according to the pre-defined modulus and the conversion
9 factor.

1 5. The circuit according to claim 1, wherein the means for conditioning
2 includes means for converting a representation of the correction value into a
3 thermometric code consisting of a plurality of thermometric digits of even weight, and
4 a plurality of digital-to-analog converters each one for a corresponding thermometric
5 digit.

1 6. The circuit according to claim 5, wherein each thermometric digit
2 consists of a thermometric bit, each digital-to-analog converter being a single-bit
3 converter.

1 7. The circuit according to claim 6, wherein the correction value consists
2 of a signed value, the digital-to-analog converters consisting of a first plurality of the
3 single-bit converters each one for a corresponding thermometric bit representing a
4 module of the correction value when positive and a second plurality of single-bit
5 converters each one for a corresponding thermometric bit representing the module of
6 the correction value when negative.

1 8. The circuit according to claim 5, wherein the means for conditioning
2 further includes means for scrambling the thermometric digits.

1 9. The circuit according to claim 8, wherein the means for scrambling
2 includes means for re-arranging the thermometric digits according to a random
3 algorithm or a barrel shift algorithm.

1 10. In a fractional-type phase-locked loop circuit, a method of synthesising
2 an output signal multiplying a frequency of a reference signal by a fractional
3 conversion factor, the method including the steps of:

4 generating a modulation value,
5 generating a feedback signal dividing the frequency of the output signal by a
6 dividing ratio, the dividing ratio being modulated according to the modulation value
7 for providing the conversion factor on the average,

8 generating a control signal indicative of a phase difference between the
9 reference signal and the feedback signal,

10 controlling the frequency of the output signal according to the control signal,

11 and

12 compensating a phase error caused by the modulation of the dividing ratio,

13 characterised in that the step of compensating includes:

14 calculating an incremental value, indicative of an incremental phase error,
15 according to the conversion factor and the modulation value,
16 calculating a correction value accumulating the incremental value, and
17 conditioning the control signal according to the correction value.

1 11. A circuit for compensating for a phase error between first and second
2 signals, comprising:

3 a control circuit operable to receive a first data set, the control circuit further
4 operable to produce a phase-error value from the first data set, the control circuit
5 further operable to produce a second data set from the phase-error value; and

6 a generator coupled to the control circuit, the generator operable to generate
7 a compensation signal corresponding to the second data set.

1 12. The circuit of claim 11 wherein the first data set comprises a
2 modulation value operable to modulate a phase-locked-loop frequency divider.

1 13. The circuit of claim 11 wherein the control circuit comprises a first
2 modifier operable to convert the first data set into a third data set.

1 14. The circuit of claim 13 wherein the control circuit further comprises a
2 second modifier coupled to the first modifier, the second modifier operable to convert
3 the third data set into the phase-error value.

1 15. The circuit of claim 14 wherein the control circuit further comprises a
2 third modifier coupled to the second modifier, the third modifier operable to convert
3 the phase-error value into the second data set.

1 16. The circuit of claim 11 wherein the generator comprises a first modifier
2 operable to convert the second data set into a third data set.

1 17. The circuit of claim 16 wherein the generator further comprises a
2 second modifier coupled to the first modifier, the second modifier operable to convert
3 the third data set into a fourth data set.

1 18. The circuit of claim 17 wherein the generator further comprises a third
2 modifier coupled to the second modifier, the third modifier operable to convert the
3 fourth data set into the compensation signal.

1 19. A method of compensating for a phase error between first and second
2 signals, comprising:

3 producing a phase-error value from a first data set;
4 producing a second data set from the phase-error value; and
5 generating a compensation signal corresponding to the second data set.

1 20. The method of claim 19 wherein the first data set comprises a
2 modulation value operable to modulate a phase-locked-loop frequency divider.

1 21. The method of claim 19 wherein producing a phase-error value
2 comprises:

3 convert the first data set into a third data set; and
4 converting the third data set into the phase-error value.

1 22. The method of claim 19 wherein generating a compensation signal
2 comprises:

3 converting the second data set into a third data set;
4 converting the third data set into a fourth data set; and
5 converting the fourth data set into the compensation signal.

1 23. A phase-locked loop, comprising:
2 a circuit operable to introduce a phase error between first and second signals;
3 a control circuit operable to receive a first data set, the control circuit further
4 operable to produce a phase-error value from the first data set, the control circuit
5 further operable to produce a second data set from the phase-error value; and
6 a generator coupled to the control circuit, the generator operable to generate
7 a compensation signal corresponding to the second data set.

1 24. An electronic system, comprising:
2 a circuit for compensating for a phase error between first and second signals,
3 comprising:

4 a control circuit operable to receive a first data set, the control circuit further
5 operable to produce a phase-error value from the first data set, the control circuit
6 further operable to produce a second data set from the phase-error value; and
7 a generator coupled to the control circuit, the generator operable to generate
8 a compensation signal corresponding to the second data set.